

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

INTERNATIONAL ATTEICHTION TODES				
(51) International Patent Classification 6:	A1	(11) International Publication Number	WO 98/39866	
H04J 3/14, 3/12, H04Q 11/04		(43) International Publication Date:	11 September 1998 (11.09.98)	
		L		

(21) International Application Number: PCT/US98/04271

(22) International Filing Date: 4 March 1998 (04.03.98)

(30) Priority Data: 60/040,487 7 March 1997 (07.03.97) US 08/816,699 13 March 1997 (13.03.97) US

(71) Applicant: 3COM CORPORATION [US/US]; 8100 North McCormick Boulevard, Skokie, IL 60076 (US).

(72) Inventors: DAVENPORT, Bert, A.; 1468 W. Balmoral #4, Chicago, IL 60640 (US). RENKEL, James, A.; 3 S 624 West Avenue, Warrenville, IL 60555-3242 (US). JANKUS, Peter, P.; 5837 W. Lawrence Avenue, Chicago, IL 60630 (US).


(74) Agent: SAMPSON, Matthew. J.; McDonnell Boehnen Hulbert & Berghoff, 300 South Wacker Drive, Chicago, IL 60606 (US).

(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, GM, GW, HU, ID, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).

Published

With international search report.

(54) Title: SYSTEM AND METHOD FOR DETERMINING END-TO-END CHARACTERISTICS OF A DATA COMMUNICATION CHANNEL



(57) Abstract

A method for determining characteristics of a data communication channel between first and second data communication devices. The method includes the step of sending a relatively low power digital probe signal over said channel from said first to said second data communication devices. The method further includes sending a second digital probe signal corresponding to an analog signal having a relatively high-frequency signal with a time-varying dc component from said first to said second data communication devices. The second data communication device receives a signal, said received signal corresponding to said probe signals sent by said first device. In addition, the second data communication device determines whether said received signal varies from a predetermined standard.

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

TITLE: System and Method for Determining End-to-End Characteristics of a
Data Communication Channel

10

15

20

5

Copyright Authorization

A portion of the disclosure of this patent document contains material that is subject to copyright protection. The copyright owner has no objection to the facsimile reproduction by anyone of the patent document or the patent disclosure, as it appears in the United States Patent and Trademark Office patent file or records, but otherwise reserves all copyright rights whatsoever.

Background of the Invention

The present invention relates to a method and apparatus for detecting characteristics of a communication channel. In particular, the present invention may be utilized to determine if a communication channel is digital end-to-end. For example, the present method and apparatus may determine whether an Integrated Services Digital Network ("ISDN") to ISDN connection is all digital. Alternatively, the present method and apparatus may determine whether an ISDN to T1/E1, or T1/E1 to T1/E1, connection is all digital. Impairments in the digital connection may also be detected by the apparatus and method of the present invention.

For ISDN to ISDN connections, some known systems send digital data over a channel that is billed as analog. Such systems do not verify that the channel is actually digital before sending the data. Rather, such systems may simply follow the practice of "just trying" to blindly send digital data over what may be an analog link and "seeing" if it works. If the channel is believed to be digital, but is actually analog, the connection will fail.

For ISDN to T1/E1, or T1/E1 to T1/E1, connections, no known methods or apparatii provide high speed data transfer. If an ISDN to T1/E1, or T1/E1 to T1/E1, call is made with

30

25

prior art systems, analog communication is typically provided (speeds up to 33.6 full-duplex).

In accordance with standard industry practice, communication occurs as if only over an analog link.

Accordingly, it would be desirable to have an improved method and apparatus for determining characteristics of a communication channel.

SUMMARY OF THE INVENTION

In accordance with the present invention, if the communication channel in an ISDN-to-ISDN connection is determined to be end-to-end digital, the data can be sent and billed as an analog call. In addition, if the communication channel is determined to be analog, then a second call attempt can be made requesting (and paying for) a digital call. Moreover, if an ISDN to T1/E1, or T1/E1 to T1/E1, connection is determined to be all digital, digital data transfer rates of up to 62.666 kbps/B channel full-duplex can be achieved utilizing the method and apparatus of the present invention.

It is an object of the present device and method to provide one or more of the following features or advantages:

Enable digital communication at up to 62.666 kbps full-duplex from ISDN to T1/E1, or T1/E1 to T1/E1;

Enable more robust and faster communication at up to 64kbps full-duplex from ISDN to ISDN (BRI--Basic Rate Interface or PRI--Primary Rate Interface) connections while being billed for an analog call;

Determine whether any point-to-point GSTN (General Switched Telephone Network) communication channel is digital end-to-end;

Determine whether any communication channel is digital end-to-end;

15

20

Determine whether a G.711 CODEC (Coder-Decoder) is in the network path;

Determine if robbed bit signaling is present and determines the position and number of the robbed bits on an all-digital network;

Determine whether the network requires a minimum "one's density;"

Determine whether one or more digital attenuator pads are present in the connection;

Use a scrambler to prevent the network from compressing the data;

Use zero byte suppression to communicate digitally over a link that converts 00 to 02;

Determine if one or more robbed bits are present in a communication channel; and/or

Determine where one or more robbed bits are located and use 100% of the remaining
non-robbed bits for data.

5

Description of the Drawings

Figure 1 is a block diagram showing a connection between two devices having digital connectivity to the telephone network.

Figure 2 is a block diagram showing a sequence of initial negotiations between the calling device and the answering device shown in Figure 1.

Figure 3 is a block diagram showing more fully the content of block FF in Figure 2.

Figure 4 is an expanded diagram of the contents of block SQA in Figure 2.

Figures 5A and 5B are an expanded diagram of the contents of block SP1 in Figure 2 and a tabular description of the contents, respectively.

Figure 6 is an expanded diagram of block E in Figure 2.

10

Figure 7 is a block diagram of a transmitter in the calling device and the answering device shown in Figure 1.

Detailed Description of the Preferred Embodiment

Figure 1 is a block diagram showing a connection between two devices having digital connectivity to the telephone network. A calling device 10 has a digital connection to the General Switched Telephone Network ("GSTN") 12. An answering device 14 also has a digital connection to the GSTN 12. At the beginning of a call between the calling device 10 and the answering device 14, certain characteristics of the GSTN are unknown.

5

10

15

20

Figure 2 shows the negotiation between the calling and answering devices 10 and 14 using the present system. The calling and answering devices are preferably modems. The following is a description of what each of the modems 10, 14 is doing during negotiation over data communication channel 16, as shown in Figure 1.

Figure 1 shows a calling device 10 communicating over a data communication line 16 with an answering device 14. The line 16 may or may not include an analog segment. The devices 10,14 utilize the present system to determine the characteristics of the line 16, including whether the line 16 is entirely digital or it includes an analog segment and whether the line includes any digital impairments.

As used herein, digital impairments refers to limitations on the content of the data sent over the line, such as robbed bit signaling (RBS) or a restricted channel. With an RBS impairment, the an entity, such as a telephone company, operating the line utilizes the least significant bit of selected (e.g., every sixth) byte for overhead purposes. With a restricted channel (rather than a nonrestricted channel, the data sent over the line must have a minimum one's density: there is a limitation on the number of zeros that may validly be placed in a consecutive series. (In some telecommunication systems, such ones density is used to ensure synchronization.)

In addition to digital impairments, regulatory bodies may impose a limitation on the maximum power that may be carried by the line 16. Such power limitations may restrict the energy (in terms of power) that a modem may transmit/receive during various time intervals of predetermined length, such as 250 milliseconds or 3 seconds.

Calling modem procedures

5

10

15

20

As shown in Figure 2, the calling modem will transmit all marks (bytes of FF hex) until it receives the SQA sequence from the answering modem. The composition of the SQA sequence is shown in Figure 4. The SQA sequence will allow the modem to determine the following:

Is the channel partially analog, or is it all digital?

If the channel is digital, what kinds of "digital impairments" does it contain?

How many and what are the locations of the RBS (robbed bit signaling) bits?

Is the channel restricted or unrestricted (i.e. does it have a minimum one's density requirement?

Does the channel have digital pads in it? If so, what kinds of pads are they?

Referring again to Figure 2, upon receiving the SQA sequence from the answering modern, the calling modern will transmit the SQA sequence until it receives the SP1 sequence from the answering modern.

The SQA sequence, or probing signal, is shown more fully in Figure 4. The sequence may thus be divided into three subparts: (1) 7+6n bytes of 7E, where n is preferably 290; (2) 7 bytes of 00, and (3) a sequence of digital codewords, which corresponds to an analog signal with a 4,000 Hz frequency, ½ the maximum allowable amplitude, and an increasing dc offset voltage. The digital codewords are preferably eight bit PCM codewords or PCM codes.

The first subpart of SQA, 7E in Figure 4, is a low power transmission. This allows the probing signal to meet the maximum power constraints imposed on the line by decreasing the average power transmitted during the SQA sequence. Also, the first subpart effectively "pads" the length of the probing signal, such that the length of the entire probing signal (all three subparts) is a multiple of 6 bytes. In this way, RBS may be more easily detected, since, in many environments, RBS occurs only in every sixth byte at DS0. Moreover, since the SQA sequence is known to the answering device and has a predetermined length, the location and number of robbed bits are determined from the SQA sequence.

The second subpart of SQA, 00 in Figure 4, is sent by the calling modem to test whether the line is a restricted channel or a clear channel. The answering modem effectively knows that if the received signal includes ones in the portion corresponding to the second subpart of the probing signal, the telephone company has probably inserted ones in order to maintain a minimum ones density in the transmitted data. Thus, in such a case, the channel is restricted.

10

15

20

There may be several different one's density requirements imposed by differing transmission technologies in the underlying DS1, DS2, DS3, etc. For example, a very restrictive requirement is that no single PCM codeword can contain all zeros. This effectively limits the number of consecutive zeros to seven in the same PCM codeword, or fourteen zeros across two consecutive PCM codewords.

This type of density restriction may be satisfied, along with all other density restrictions, by inserting a 1 after each string of at most seven consecutive zeros. It should be noted that, since the insertion is done before the data is inverted for transmission, this algorithm may be implemented by inserting a zero after each string of at most seven ones. It should further be noted that the "zero bit insertion/deletion" (ZBID) scheme used with

HDLC/SDLC specifies insertion of a zero after six consecutive ones in the data stream to avoid false flag patterns (0, 6 ones, 0). The flag pattern was chosen to be distinguishable from an abort pattern (0, 7 or more ones) and the idle pattern (continuous ones).

Accordingly, if there is either robbed bit signalling present or a one's density requirement, data transfer occurs at rates below 64 Kbps, such as 56 Kbps. Conversely, if the are no robbed bits and no one's density requirement, i.e. a 64 Kbps clear channel, data transfer may occur at 64 Kbps. In accordance with the preferred embodiment, data transfer rates in excess of 56 Kbps may be achieved, even in the face of robbed bit signalling and a one's density requirement.

10

15

20

The increasing dc offset voltage in the third subpart of SQA, 00, FF, ..., 80 in Figure 4, ensures that, for example, where the line utilizes a 256 level quantizer, all 256 levels are utilized in transmitting the probing signal. The quantizer may be for example a μ-law quantizer, as is used in North America and Japan, or an A-law quantizer, as is used in Europe. In the digital domain, each of the quantizer levels may be represented by a different eight bit codeword. If the signal received by the answering device lacks the full range of the transmitted probing signal, the answering modem may effectively "know" of the digital coding system used in the line.

For example, the presence of a digital attenuator pad in the connection will cause the codewords in the third subpart of SQA to be adjusted in a fixed manner. The answering device, which knows what the third subpart should be, analyzes the received signal and may thereby identify the presence and characteristics of the pad.

The relatively high frequency and amplitude of the probe signal in the third subpart are difficult for an analog converter to translate. Indeed, in many telephone company lines, a filter substantially attenuates signals even approaching 4,000 Hz. If the received signal does

not correspond to the transmitted probe signal, the answering modern may know that an analog segment lies in the line.

The total length of the probing signal used in the preferred embodiment is 256 bytes + 7 bytes + 7 bytes + (290 * 6), or 2010, bytes long. The answering device monitors, during the entire predetermined probing signal, to detect whether the received signal has the least significant bit different than the least significant bit of the probe signal. If so, the answering modem effectively knows that the telephone company line utilizes RBS. In one embodiment, the modems then simply know to communicate at 56 kbps rather than, for example, 64 kbps. In other embodiments, the modems simply do not send data in the least significant bit ("LSB") of any byte because of RBS. The data transmission speed of such modems is accordingly limited to a top speed of 56 kbps.

Figure 5 is an expanded diagram of the contents of block SP1 in Figure 2. The SP1 sequence is an indication of capabilities of the modern and a request to turn on or off various features and speeds in the modern. Upon receiving the SP1 sequence from the answering modern, the calling modern will transmit the SP1 sequence until it receives the E sequence.

Figure 6 is an expanded diagram of block E in Figure 2. Upon receiving the E sequence from the answering modem, the calling modem will transmit the E sequence (fixed length of 5 bytes) followed by data. Upon receiving the data from the answering modem, the calling modem will unclamp its receive data and will proceed to receive data from the answering modem.

Answering modem procedures:

5

10

15

20

The answering modem will transmit the SQA sequence until it receives the SQA sequence form the calling modem. The SQA sequence will allow the modem to determine the following:

Is the channel partially analog, or is it all digital?

5

10

15

20

requirement?

If the channel is digital, what kinds of "digital impairments" does it contain?

How many and what are the locations of the RBS (robbed bit signaling) bits?

Is the channel restricted or unrestricted (i.e. does it have a minimum one's density

Does the channel have digital pads in it? If so, what kinds of pads are they?

Upon receiving the SQA sequence from the calling modem, the answering modem will transmit the SP1 sequence until it receives the SP1 sequence from the calling modem.

The SP1 sequence is an indication of capabilities and of the modem and a request to turn on or off various features and speeds in the modem. Upon receiving the SP1 sequence from the calling modem, the answering modem will transmit the E sequence (fixed length of 5 bytes) followed by data. Upon receiving the data from the calling modem, the calling modem will unclamp its receive data and will proceed to receive data from the calling modem.

One aspect of the present system relates to the detection stage: by sending the SQA pattern, the present system has the ability to:

- 1) detect if the channel is digital end-to-end
- 2) detect the exact number and location of RBS
- 3) detect if digital pads are present (A pad is an adjustment of a digital signal, in one of a predetermined number of different ways, to emulate or mimic the attenuation that would have occurred if the signal had been sent on an analog line rather than a digital line. By noting the systematic padding of the probe signal, the modems may adjust their transmission characteristics to compensate for such padding).
 - 4) detect if the channel is restricted/unrestricted (minimum 1's density issues)

5) detect any digital impairments that we are currently unaware of (since the system sends all 256 codes).

- 6) detect all of these things without violating transmit power requirements of -15dBm transmit level measured over 3 seconds and 0dBm measured over 250ms.
- Another aspect of the invention relates to the data phase: how can the modems may transmit the fastest possible speed given the impairments that are on the line/data communication channel. The present system has the ability to:

5

10

15

20

- 1) transmit over any end-to-end digital channel (throughout this specification, except whether context may require otherwise, the term transmit may also be used to mean receive or simply operate.")
- 2) transmit at speeds of 56K or faster (up to 64K) including intermediate speeds of 62,666bps, 61,333bps, 60,000bps, 58,666bps, 57,333bps. Many other systems can not transmit at these intermediate speeds. This is accomplished by sending 7 data bits/byte (+ 1 non-data bit) in any slot where a RBS bit is present and sending 8 data bits/byte in any slot where a RBS bit is not present.
- 3) transmit over digital channels that are restricted (i.e. they have a minimum one's density requirement). We do this with zero byte suppression: any time we get 7 0's in a row, insert a 1.
- 4) transmit over digital channels that have digital pads. We can do this by using a mapping scheme such that the receiver knows that transmitted codes get mapped into a different set of codes after the pad, so the receiver needs to "undo" this mapping. And, any codes that are doubly mapped (i.e. 2 or more transmitted codes get mapped into the same code after the pad) are not sent by the transmitter.

5) Prevent compression by the network: Sometimes the network will monitor the first 6 seconds of the call to see how compressible the data is, and if it is compressible, it will compress it. We prevent this by transmitting scrambled data which will look like wideband white noise.

6) Minimize overhead bits used by the zero byte suppresser. By scrambling the data into white noise, the number of bytes that require action by the zero byte suppresser are a controlled small number of bytes that is independent of the data that the user or protocol is sending.

5

10

15

20

The present method can determine the exact number and exact location of the RBS which allows faster data transmission than known methods. This is so because if there is just 1 bit robbed by RBS, the preferred method and apparatus described herein may transmit at up to 62,666bps. In fact, with any number or robbed bits between 1 and 5, the preferred method and apparatus provide data transfer rates in excess of 56 Kbps. In a typical network connection, 0-3 robbed bits may be encountered. Finding 4-6 robbed bits appears to be fairly rare.

With respect to the ones density requirement, the present system can detect if we need to avoid sending too many 0's in a row. We can compensate for this in several methods. First, we could just transmit at 56K (and set the LSB=1) which will fix the problem. Or, we could run the "zero byte suppresser" which is an algorithm that inserts a 1 into the data stream if it sees 7 0's in a row and we could run at a faster speed. Third, we could run a scrambler on the data which will make the number of times that we send too many zeros (and would make the zero byte suppresser kick in) very controlled (since the output is basically white noise.

The presently described system will detect the "digital impairment" of digital attenuator pads and could compensate for it, running at a reduced speed, but still running

faster than an analog modem. Because the present system sends all 256 PCM codes, if there are any digital impairments that we are currently unaware of, it is very likely that we could detect and handle them with our current SOA sequence.

A typical digital network may see a transmitted data stream as being compressible. If, however, the transmitted data stream is compressed by the network, the data stream will likely be corrupted and the connection may fail. Use of a scrambler as described herein, on the other hand, makes the transmitted data stream appear as wide-band white noise (i.e. uncompressible). Therefore, the network will not compress the transmitted data stream.

5

10

15

20

In accordance with the presently preferred embodiment, where an ISDN to ISDN (basic rate or primary rate) connection is determined to be all digital, digital data transfer at rates up to 64kbps/B channel full-duplex can be achieved while the customer is billed for an analog call, which is typically billed at a lower rate than a customer would be billed for a digital call. If an ISDN to T1/E1, or T1/E1 to T1/E1, connection is determined to be all digital, digital data transfer rates of up to 62.666 kbps/B channel full-duplex can be achieved.

The method and apparatus of the present invention may be used in association with 56 Kbps, or higher, transmission speed modems, ISDN modems, and rack modem products. In addition, with the inclusion of a scrambler and a zero-byte suppresser, higher data rates can be achieved. With prior art, 56kbps maximum can be achieved over the channel. With current art, up to 64kbps can be achieved.

Finally, the present device provides added robustness to the communication. The scrambler and zero byte suppresser enable the communication to be successful in situations when the prior art would fail to connect.

The operation of a transmitter and a receiver will now be described with reference to Figure 7. Note that each block shown in Figure 7, except for Byte Conversion, may be turned on or off individually to meet the requirements of the particular network channel:

RBS synchronization:

5

10

15

20

Each modem's transmitter is synchronized with the remote modem's receiver which is synchronized with the robbed bits in that particular network path (if any are present). The transmitter takes advantage of the fact that it knows if a robbed bit is present in each of the six possible time slots. Each time slot is 8 bits (one byte) long, and the six time slots are periodic i.e., if there is a robed bit in the first time slot, there will be a robbed bit in every sixth byte thereafter (in the same time slot) and these bits together we call "one robbed bit". So, there is a possibility of having from 0-6 robbed bits.

In any time slot where there is a robbed bit, the transmitter will only transmit 7 bits of user data. The 8th bit will be forced to binary one and will be placed in the position of the robbed bit (this happens in the Byte Conversion routine). With this method, the 7 bits of user data will not be corrupted by the RBS, only the 8th bit (not user data) will be corrupted.

In any time slot where there is not a robbed bit, the transmitter will transmit the full 8 bits of user data. These bits will not be corrupted by RBS because we know that it is not present in these time slots. Because we are synchronized with the robbed bit signaling (RBS) in the network and we know the exact number and location of the robbed bits, we can take full advantage of all available information bandwidth in the digital channel.

Scrambler:

The scrambler takes the output of the previous section (which will be either 7 or 8 bits) and scrambles it using standard scrambling techniques to create wide-band white noise energy. In certain networks, the network will monitor the call for a duration of time to

determine if the data is compressible. If it is, the network will compress the data. This would entirely corrupt the communication between two digital moderns. To prevent the network from turning on the compressors, we can scramble the data. In addition, the scrambler will create a statistically controlled output which will minimize the output of the Zero Byte Suppresser.

Zero Byte Suppression:

5

10

15

20

The zero byte suppresser takes the output from the previous section (which will be either 7 or 8 bits) and runs it through the following algorithm: If there are ever 7 bits of "binary zero" in a row, insert a "binary one" into the data stream. This algorithm ensures that minimum one's density requirements are met in the network. Note that this routine outputs the same number of bits that it received as an input and it buffers any additional data caused by the bit insertion. The buffered data is combined with the input of the next byte. If there is ever enough data buffered to transmit entirely out of the buffer, that action will be performed.

Byte Conversion:

The byte conversion routine will output 8 bits of data. If its input was 8 bits, it passes the input data to its output without changing it. If its input was 7 bits, it will insert a "binary one" into the byte at the location where the robbed bit will be, and it will output the 8 bits.

Pad Mapper:

The pad mapper takes the output from the previous section (which will be 8 bits) and it maps the data in such a way as to avoid sending any PCM codes that (due to the digital pad) would result in an ambiguous code at the receiver. Note that if the Zero Byte Suppression and the Pad Mapper are turned on at the same time, they will need to share information to ensure that their respective functions are achieved.

The final output is transmitted onto a digital link on the General Switched Telephone Network. The receiver of the remote modem will have knowledge of which of the above blocks are turned on in the transmitter and knowledge of any additional specific information about the transmitter's configuration that it needs in order to reverse the operations of the transmitter and decode the data.

The description above is sufficient to enable one of ordinary skill in the art to implement the present invention. Nonetheless, to provide additional details regarding the present system, an assembler code listing for a method of implementing certain aspects of the presently described device is provided below. The code has been written for use with a Texas Instruments' TMS320C51 digital signal processor. A User's Guide for the TMS320C5x series of processors is readily available to those of ordinary skill in the art and may be useful to the novice in understanding the commands set forth below.

10

```
ISDNLOOP.ASM
             Contains Main digital loop and other *
5
             routines that are required only during*
             a V.120 or V.110 call.
             Author: Bert A. Davenport
             © 1997, U.S. Robotics Access Corp.
10
     thresh 7ea
                     .equ
                            007
                                    ; # of 7E's in a row to auto-detect speed
     tx_7e_15db
                            7+290*6
                     .equ
                                           ; # of 7e's to transmit to make -15db power
15
                                    ; note: this MUST be a 7 + a multiple of 6
             orig_isdn & answ_isdn
20
             Similar to originate_now & answer_now commands from the supervisor
             excect that these are used to originate or answer digital calls, that
             is, not PCM data. This is used to establish a 56-64Kps connection over
             a single channel. Data transported over such a link may be bit
25
             transparent, an HDLC-framed protocol (i.e V.120, PPP), V.110 encoding,
             bonding, etc. A single background loop exists for all data modes as
             those previously described. The background loop is essentially
             identical to the sync idle t1 loop used in "analog" mode except no
             interpolation or PCM conversion is necessary. The txvect and rxvect
30
             vectors point to the appropriate encoder/decoder for the active
             digital "mode". The default digital "mode" of operation is 64Kbps
             clear channel data, although this may be altered as follows:
             Inputs: (exparm)
35
                     b0
                            0 = 64 \text{ Kbps}, 1 = 56 \text{Kbps}
                     bl
                            0 = V.120/PPP, 1 = V.110
                     b2
                            0 = use specified rate, 1 = autodetet rate
                     b3
                            Do NOT use this bit in exparm
                            It is set in isdnflg as 1=monitor line mode
                     b4
40
                             0 = no stos, 1 = server to server mode (PCM code)
                     b5
                             0 = set up call, 1 = tear down call (hangup/reset)
                     b6
                             0 = \text{single data call (use MB1)}, 1 = 2 \text{ data calls}
                     b7
                             0 = Use IOM Ch 1, 1 = Use IOM Ch 2
                     b8
                             Reserved; (0 = answer, 1 = originate forced in code)
45
                     b9
                             Reserved; (0=no scr, 1 = scrambler for stos)
                     b10
                             Reserved; (0= \text{no zbs}, 1 = \text{zero byte supression stos})
                     b11
                             Reserved
                     b12
                             Reserved
                     b13
                             Reserved
                     b14
                             Reserved
50
```

```
b15
                           Reserved
                    Note: for V.110, b8-b15 indicates rate
             Outputs: None
 5
     answ isdn
                              dp = 0
                    #0
10 .
             lacc
             b
                    comm isdn
     orig isdn
                            ;dp=0
             lacc
                    #100h
                                  ; or on originate bit (non-v110 only)
     comm isdn
15
             sacb
                                  ; accb = answ/originate status
             lacc
                    exparm
                                          ; Is this call on Ch 2 & we can have 2 calls?
             and
                    #o2data+och2;
             sub
                    #o2data+och2;
20
             ldp
                    #isdn dp
                                   ; use Ch 1/MB1 data page
             sst
                    #0,tempx
                                  ; save dp, arp in tempx(dp0) (isdn dp)
             ldp
                    #6
                                   ; use Ch 1/MB1 data page
                                  ; save dp, arp in tempx(dp0) (dp = 6)
             sst
                    #0,tempy
25
             ldp
                    #7
             sst
                    #0,tempz
                                  ; save dp, arp in tempy(dp0) (dp = 7)
             opl
                    #odigisdn,sysflg2; Set digital ISDN bit (V120, ppp,...)
             splk
                    #dtx clear orig mb1,txvect; orig digital TX sample vector
30
             splk
                    #drx_clear_orig_mb1,rxvect; orig digital RX sample vector
             bcnd
                    chk_iflg,neq; b if 1 data call or if on Ch 1
                    #isdn dp2
             ldp
                                  ; yes, use MB2 data page
             splk
                    #dtx_clear_orig_mb2,txvect; orig digital TX sample vector
35
             splk
                    #drx_clear_orig_mb2,rxvect; orig digital RX sample vector
                    #0,tempx
             sst
                                  ; save dp, arp in tempx(dp0) (isdn dp2)
             sst
                    #0,tempy
                                   ; save dp, arp in tempy(dp0) (isdn dp2)
             sst
                    #0,tempz
                                   ; save dp, arp in tempy(dp0) (isdn dp2)
     chk_iflg
40
                                   ; dp = 7 (Ch 1) or isdn dp2 (Ch 2)
             ldp
             bit
                    exparm,f2data; 2 data calls possible (mlppp)?
                    #7
             ldp
             хc
                    2.tc
                                   ; Multilink PPP mode?
45
                    #omlppp,sysflg2; yes, or on bit in sysflg2
             opl
             lamm tempx
             sacl
                    dp i
                                   ; save isdn_dp or isdn_dp2 depending on chan
             lamm tempy
             sacl
                    dp 6
                                   ; save dp 6 or isdn dp2 depending on chan
50
             lamm tempz
```

```
saci
                    dp 7
                                    ; save dp 7 or isdn_dp2 depending on chan
             lst
                    #0,dp 7
                                           ; set dp = 7 or isdn dp2 ar(arp) = ar1
                                    ; dp = 7 or isdn dp2
             lamm exparm
 5
             orb
                                    ; turn on orig/answ bit (removed for v.110)
             sacl
                     isdnflg
                                    ; automode flags (digital)
                                   ; automode flags (won't be modified)
             sacl
                    isdnflg orig
             bit
                     isdnflg,fhangup
                                                  ; Is the hangup bit set?
10
             bcnd
                    hangup call,tc
                                           ; b if yes => hangup call
             .if
                    PCM code
             bit
                    isdnflg_orig,fistos; PCM code server-to-server mode?
             bend
                    no_stos,ntc
                                   ; b if not PCM code stos mode
15
             splk
                    #drx sqa_rxvect
                                           ; SQA receiver
                    #rx_7e_init,rxvect64; find 1st 0 in 7e patt at 64kbps
             splk
             splk
                    #0,i11 cnt
                                   ; save no data until after 7e's
             splk
                    #41h,rx_rate; init rate mask to 56 & 64K only
20
             lacc
                    #24000
                                           ; 3 second timeout
             samm dlycnt
             opl
                     #ostosscr,isdnflg; force scrambler bit on until supv uses it
                     #ostosscr,isdnflg_orig; scrambler bit on until supv uses it
             opl
25
                     #stos failed; fall back to v.34 if stos fails
             lacc
             samm rvec
             bit
                     isdnflg orig, forig; originating?
30
             splk
                     #dtx_stos,txvect; SQA transmitter (answering side)
                     2.tc
             хc
           splk
                                           ; xmit ff (originating side)
                     #tx mark,txvect
                    #tx 7e 15db,tx cnt sqad
             splk
                                                  ; send 7 7e's + 6n 7e's
35
             bd
                     start digital call
              splk
                    #sqa_7e,tx_sqavect; init state vector for next state
      no_stos
             .endif
40
             bit
                     isdnflg,fautod
                                           ; Is the autodetect speed bit set?
             bend
                    init autod,tc
                                           ; b if yes
             bit
                     isdnflg.fv110
                                           ; Is the v110 interworking bit set?
45
             CC
                     InitV110Machine,tc; yes, init V.110
             b
                     start_digital_call
      switch tx
                                    : switch xmit rate
50
                                    ; dp = 7 or isdn dp2 ar(arp) = ar1
```

```
#o56k,isdnflg; switch rate
            xpl
                    isdnflg,f56k; Is the 56K interworking bit set?
            bit
                    tx auto thrsh; acc = xmit threshold for next switch
            lacc
                                    ; If 64kbps, double # of bytes to send
             хc
                    1,NTC
                    tx auto thrsh; before next switch
             add
5
             bendd init_speed,unc; initialize speed related parameters
                    tx auto thrsh; save updated threshold
                    tx_auto_cnt ; initialize counter
              sacl
10
             dtx stos sends 7 7E's followed by the pattern 0,255,1,254,2,253...
             126,129,127,128; then repeats with 7 7E's and the pattern again
             This is a speed detection routine for digital server to server mode.
             This is a possible state of txvect/2
15
             inputs dp = 7
             ar(arp) = ar1
                     ar1 = *(8 bit sample to transmit to the link)
20
              outputsdp = 7
                     ar(arp) = ar1
              .if
                     PCM code
25
                                            ; dp = 7
              dtx stos
                                            ; set dp = 7 or isdn dp2 ar(arp) = arl
              lst
                     #0,dp_7
                     tx_sqavect
              lacc
                                     ; vector to appropriate routine
              cala
30
                                     ; acc = tx data on rtn
                                     : Prepare "digital" sample for transmission
                      bit reverse8
              call
              retd
                                     ; set dp = 7 for return to main loop
               ldp
 35
                                     ; txdata_main/aux = txdata
                sacl
               Send 7 7E's + 6n 7e's (n = # needed to make power <-15dBm over 250ms)
 40
       sqa_7e
                                      ; acc = counter for 7e's
                       tx_cnt_sqad
               lacc
                                      ; transmit 7e's
               sub
  45
                       tx_cnt_sqad ; decrement and save cntr
               sacl
                                             ; b to not init sq0 sequence
               bend
                       no init_sq0,neq
                                              ; init cntr to send 7 00's in a row
                       #7.tx cnt sqad
               splk
                       #sqa_00,tx_sqavect; init state vector for next state
               splk
  50
```

```
no init_sq0
                                   ; transmit 7e at 64kbps
            lacl
                    #7eh
            ret
5
             Send 7 00's
10
     sqa_00
                                  ; acc = counter for 00's
             lacc
                    tx cnt sqad
                                   ; transmit 00's
             sub
                    tx cnt sqad ; decrement and save cntr
             sacl
                                          ; b to not init sqa sequence
15
             bcnd
                    no_init_sqa,neq
                                          ; init up cntr to 0 (cnts up to 127)
             splk
                    #0,tx_cnt_sqau
                    #255,tx cnt sqad; init down cntr to 255 (cnts down to 128)
             splk
                    #sqau patt,tx sqavect ;init state vector for next state
             splk
20
     no_init_sqa
             lacl
                     #00h
                                    ; transmit 00 at 64kbps
             ret
25
             Send 00,01,02...127
30
                                    ; transmit sqa cnt up pattern at 64Kbps
      sqau_patt
             lacc
                     tx_cnt_sqau
                                   ; acc = up cntr (cnts up from 0-127)
                                    ; accb = cntr
             sacb
                                    ; incr cntr
             add
35
                     tx cnt sqau ; save incr'd up cntr
             sacl
                                    ; acc = pre-decremented cntr
             lacb
             retd
                     #sqad_patt,tx_sqavect; init state vector for next state
40
              Send 255,254,253...128
 45
                                     ; transmit sqa cnt down pattern at 64Kbps
       sqad patt
                                    ; acc = down cntr (cnts down from 255-128)
                      tx cnt sqad
              lacc
                                     : accb = cntr
              sacb
                                     ; decr cntr
              sub
                      tx_cnt_sqad ; save decr'd cntr
              sacl
 50
```

```
#127
                                   ; done with pattern? (return to 7e)
             sub
                    continue sqa,neq; b to continue pattern
             bcnd
             lacb
                                   ; acc = pre-decremented cntr
             splk
                    #tx 7e 15db,tx cnt sqad
                                                  ; send 7 7e's + 6n 7e's
 5
             retd
              splk
                    #sqa 7e,tx sqavect ;init state vector for next state
     continue sqa
10
             lacb
                                   ; acc = pre-decremented cntr
             retd
              splk #sqau patt,tx sqavect; init state vector for next state
15
             Send SP1 sequence
             Sequence consists of ff,81,81,d1,e1,f1,g1,h1,i1,j1,k1,l1
             81's are to sync up to (distinguishing from SQA pattern
             d1-h1: MSB is 0, lsb is 1, 6 bits of information
20
             d1: version information: 000000
             e1: reserved for future use: 000000
             f1: rbs position: 1 = rbs on this bit, 0 = no rbs on this bit
             g1: restricted/unrestricted: 00vwxy
                     v = 1 1 bit insrt 0, no ins (if 1 side selects, both must use)
25
                     w = 1 scrambler 0, no scram (if 1 side selects, both must use)
                     x = 1 restricted, 0, unrestr
                     y = 1, 64Kbps speed selected, 0 = not 64Kbps speed selected
             h1: speed bits: mnopqr
                m: 1 = 62.6Kbps selected, 0 = not selected
30
                n: 1 = 61.3Kbps selected, 0 = not selected
                o: 1 = 60.0Kbps selected, 0 = not selected
                p: 1 = 58.6Kbps selected, 0 = not selected
                q: 1 = 57.3Kbps selected, 0 = not selected
                r: 1 = 56.0Kbps selected, 0 = not selected
35
              il: CRC 4 bits: 000CRCal (4 bits)
             j1: CRC 4 bits: 000CRCb1 (4 bits)
             k1: CRC 4 bits: 000CRCd1 (4 bits)
              11: CRC 4 bits: 000CRCc1 (4 bits)
40
      tx spla
                     #0ffffh.tx crc; init SDLC CRC (for next time we go in-frame)
              splk
45
              lacc
                                    ; TX first byte of sp1 (sync byte)
              retd
                     #tx sp1b,tx sqavect; init state vector for next state
               splk
      tx_sp1b
                                     ; TX first byte of spl (sync byte)
                     #81h
 50
              lacc
```

```
retd
                    #tx_splc,tx_sqavect; init state vector for next state
             splk
     tx splc
                    #81h
                                    ; TX 2nd byte of spl (sync byte)
5
             lacc
             retd
             splk
                    #tx_spld,tx_sqavect; init state vector for next state
     tx_spld
10
                    #01h
                                    ; TX 3rd byte of sp1 (version byte)
             lacc
             sacl
                    tempx
                                    ; save for y12 screen
             bldd
                    tempx,#txinfo0 buf
             bd
                     do_tx_crc
              splk
                     #tx_sple,tx_sqavect; init state vector for next state
15
      tx_sple
                     #01h
                                    ; TX 4th byte of sp1 (reserved byte)
             lacc
             sacl
                     tempx
                                    ; save for y12 screen
             bldd
                     tempx,#txinfo0 buf+1
             bd
20
                     do tx crc
              spik
                     #tx sp1f,tx sqavect ;init state vector for next state
      tx splf
             lacc
                     rbs map,1
                                    ; TX 5th byte of sp1 (RBS info byte)
             and
                     #7eh
                                    ; force to 6 bits
25
                     #1
                                    ; force on lsb
             or
                                    ; save for y12 screen
                     tempx
             sacl
             bldd
                     tempx,#txinfo0 buf+2
             bd
                     do tx crc
                     #tx_splg,tx_sqavect; init state vector for next state
30
              splk
      tx splg
                                            ; TX 6th byte of sp1 (restricted info byte)
             lacc
                     rbs map
             splk
                     #0,tempx
                                    ; assume no 64K
                                    ; can we do 64K (no rbs and unrestricted)?
35
             х¢
                     2,eq
                     #2,tempx
                                    ; turn on 64K bit
              splk
                                    ; turn on scrambler any time we do 64K
                                    ; if it's enabled
40
              bit
                     isdnflg,fstosscr; is local copy of scrambler on already?
                                    ; b to not use scrambler if not enabled
              bend
                     no scrg,ntc
                                    ; b to not use scrambler if not 64K
              bend
                     no_scrg,neq
45
              opl
                      #8,tempx
                                     ; turn on scrambler bit in tx_spl
      no scrg
                      #40h
                                     ; mask off all but restricted info bit
              and
                                     ; mask with rate mask
 50
              and
                      rx_rate
```

```
bsar
                                    ; position bit in 04h position
                                    ; or on 64K bit
             OT
                     tempx
             or
                     #1
                                    ; force on lsb
             sacl
                                    ; save for y12 screen
                     tempx
             bldd
5
                     tempx,#txinfo0 buf+3
             bd
                     do_tx_crc
              splk
                    #tx_splh,tx_sqavect; init state vector for next state
     tx splh
                     #4,tx_cnt sqad
                                           ; init cntr to send 4 nibbles of CRC
10
             splk
             lacc
                     rx rate, l
                                    ; TX 7th byte of sp1 (speed byte)
                     #7eh
                                    ; force rate mask to 6 bits
             and
                                    ; force on lsb
             OT
                     #1
                     tempx
                                    ; save for y12 screen
             sacl
             bldd
                     tempx,#txinfo0_buf+4
15
             bd
                     do tx crc
                     #tx_spli,tx_sqavect; init state vector for next state
              splk
                                    ; xmit 4 nibbles of CRC
20
      tx_spli
             lacc
                     tx_crc,1
                                    ; invert before sending
             cmpl
             and
                     #01eh
                                    ; mask to 4 bits
                     #1
             or
             sacb
25
                     tx_crc
                                    ; shift crc right 1 byte
             lacl
             bsar
                     #0f000h
                                            ; crc = fxxx (xx = old high byte of crc)
             or
             sacl
                     tx_crc
30
             lacc
                     tx_cnt_sqad
                                    ; acc = counter for 7e's
              sub
                     #1
                                    ; transmit 7e's
                                    ; decrement and save cntr
              saci
                     tx_cnt_sqad
                     not over, neq; b to not init sq0 sequence
              bcnd
35
              splk
                     #tx spla,tx sqavect; init state vector for next state
      not_over
              lacb
                                     ; crc to xmit
              ret
40
      do_tx_crc
45
              calc_crc_byte tx_crc ; calculate crc and store in tx_crc
              lacb
              ret
```

50

```
Send E (ff,81,81,81,81)
5
     tx_e
                     #0ffh
             lacl
                                    ; transmit ff at 64kbps
             splk
                     #4,tx_cnt_sqad
                                           ; init cntr to send 4 81's in a row
             retd
                    #tx_e81,tx_sqavect; init state vector for next state
10
              splk
     tx_e81
             lacc
                     tx_cnt_sqad
                                   ; acc = counter for 81's
             sub
                                    ; transmit 81's
             sacl
                     tx cnt sqad
                                   ; decrement and save entr
15
                     no_init_scr,neq
             bcnd
                                           ; b to not init scrambler
                                    ; done sending E sequence, transmit scr data
             bit
20
                     isdnflg,forig ; originating?
                     tx e orig,tc
                                    ; b if originating
             bcnd
                                    ; (answering side) tx scr data, rx E
             bit
                     rx_rate,fs64 ; is 64kbps possible?
25
             СС
                     connect 64,tc; b if yes
             bit
                     rx_rate,fs64 ; is 64kbps possible?
                     no_chk56t,tc ; yes, don't check other speeds
             bcnd
             bit
                     rx_rate,fs56; is 56kbps possible?
30
             СС
                     connect_56,tc; b if yes
      no_chk56t
35
             lacc
                     rxvect
             sacl
                     rxvect bak
                                    ; back up receiver to restore later
             splk
                     #drx_sqa,rxvect
                                            ; SQA receiver
                     #rx_e,rxvect64 ; receive E sequence (answering side)
              splk
40
                     #81h
             lacl
                                    ; transmit 81 at 64kbps
              ret
                                     ; originator: already receiving scr data
      tx_e_orig
45
                                    ; now tx scr data
              lacc
                     txvect bak
              sacl
                     txvect
                                     ; restore txvect to tx scr data
50
      no init scr
```

laci #81h ; transmit 81 at 64kbps ret

```
5
             drx sqa receives 7 7E's followed by the pattern 0,255,1,254,2,253...
             126,129,127,128; then repeats with 7 7E's and the pattern again
             This is a speed detection routine for PCM code server to server mode.
             This is a possible state of rxvect/2
10
             inputs dp = 7
             ar(arp) = ar1
                     arl = *(8 bit receive sample from the link)
15
             outputsdp = ?
                     ar(arp) = ar1
20
      drx_sqa
                                     ; dp = 7, ar(arp) = ar1
                                     ; don't disturb AR1, it has rev data in it
25
             lacc
                                     ; acc = 8 bit receive data
                                     ; Modify rcv samp for main (digital) channel
             call
                     bit_reverse8
                                     ; save reversed digital data
             sacl
             call
                     handshake
                                     ; time out and fall back to V.34?
30
                     #b0
                                     ; start processing at b0 and go through b7
             lacc
                                     ; save into dynamic bit pointer test register
             samm treg2
                                     ; 64K ends before b8 (b0 through b7)
                     #b8
              lacc
              sacl
                     tempw
                                     ; tempw = bit to stop at
35
                                     ; process rcv samp looking for 64kbps pattern
              lacl
                     rxvect64
              cala
              ret
40
              Increment rbs position modulo 6 (0-5)
45
      incr_rbs
                                     ; increment rbs position (0-5)
              lacc
                     rx cnt rbs
                                     ; rbs repeats every 6 bytes
              add
                     #1
              sacl
                      rx cnt rbs
                                     ; force to be modulo 6 (if 6, set to 0)
50
              sub
                      #6
```

```
neq
             retc
             sacl
                    rx_cnt_rbs
             ret
5
             RBS bit found, turn bit on in rbs_map
                                   ; bit is 1 (7F)
10
     set_rbs
                    #1
             lacc
             rpt
                    rx_cnt_rbs
                                    ; position 1 bit in mask
             sfl
                                    ; if rx cnt rbs=0, lsb rbs map=1
             bsar
                     1
             retd
15
              or
                    rbs_map
                                           ; if rx_cnt_rbs=5, rbs_map=10h
              saci
                    rbs map
                                           ; turn RBS bit position on in map
20
             Check if need to save data for I11 screen (used by rx_sqa)
      chk_ill
25
             lacc
                    ill_cnt
                                           ; decrement ill counter
             sub
                     #1
             retc
                     lt
                                    ; do nothing if cntr = 0
             saci
                     ill_cnt
30
                     *,ar2
                                    ; save info for Ill
             lacc
             and
                     #Offh
             orb
             b
                     save_il1
35
              Look for 0,255,1,254...127,128 pattern (up cntr state 0,1,2...)
40
      rx_sqau
                                     ; increment rbs position
              call
                     incr_rbs
                      #0200h
              lacc
45
              sacb
              call
                      chk_ill
                                            ; check on saving data to ill
              lacc
                                     ; acc = rx samp
              sub
                      rx_cnt_sqau ; is rx samp = cntr?
              bcnd
                      same_8bits,eq; b if equal
 50
```

```
lacc
                                   ; acc = rx samp (eliminate lsb)
                    #1
             or
             bldd
                    #rx cnt sqau,tempx ; rxvect = rxvect1 (initialize rxvect)
5
             opl
                    #1,tempx
             sub
                    tempx
                                    ; is rx samp = cntr? (eliminate lsb)
                    same 7bits,eq; b if equal
             bcnd
10
                    rx cnt sqau
             lacc
                    bad pattern, neq
                                           ; bad pattern if expected samp \Leftrightarrow 0
             bend
             lacc
                                    ; acc = actual rx samp
                    #2
             sub
                                           ; bad pattern if expected samp \Leftrightarrow 2
             bend
                    bad pattern, neq
15
             bd
                     same 8bits
                                    ; pattern OK
             opl
                     #40h,rbs_map; or msb of lower byte on => 0 to 2 conversion
     bad pattern
20
             retd
             splk
                    #rx_7e_init,rxvect64; reset pattern detection from scratch
     same_7bits
25
             call
                                    ; rbs detected, turn bit on in rbs map
                     set rbs
     same_8bits
             lacc
                     rx_cnt_sqau
                                    ; increment counter
             add
                     #1
             saci
30
                     rx_cnt_sqau
             retd
                     #rx sqad,rxvect64; next state of receiver (cnt down)
              splk
35
             Look for 0,255,1,254...127,128 pattern (down cntr state 255,254,...)
40
      rx sqad
             call
                     incr_rbs
                                    ; increment rbs position
                     #0200h
             lacc
             sacb
45
             call
                     chk_i11
                                            ; check on saving data to ill
                                    ; acc = rx samp
             lacc
                     rx_cnt_sqad ; is rx samp = cntr?
              sub
                     same 8bitsd,eq
                                            ; b if equal
              bend
50
```

```
lacc
                                   ; acc = rx samp (eliminate lsb)
             or
                    #1
             bldd
                    #rx cnt sqad,tempx ; rxvect = rxvect1 (initialize rxvect)
             opl
                    #1,tempx
5
             sub
                                    ; is rx samp = cntr? (eliminate lsb)
                     tempx
             bend
                    same_7bitsd,eq
                                           ; b if equal
                                    ; bad pattern
10
             retd
              splk
                    #rx 7e init,rxvect64; reset pattern detection from scratch
     same_7bitsd
             call
                     set rbs
                                    ; rbs detected, turn bit on in rbs map
15
     same_8bitsd
             splk
                     #rx sqau,rxvect64; next state of receiver (cnt up)
             lacc
                     rx_cnt_sqad ; increment counter
                     #1
20
             sub
                     rx cnt sqad
             sacl
                     #127
             sub
             retc
                     neq
                                    ; SQA pattern fully detected
25
             bit
                     isdnflg, forig ; originating?
             splk
                     #tx spla,tx sqavect;; SP1 transmitter (answering side)
             splk
                     #rx_sp1,rxvect64 ; receive speed 1 sequence (ans/orig)
30
             retc
                     ntc
              splk
                     #tx 7e 15db,tx cnt sqad
                                                   ; send 7 7e's + 6n 7e's
              splk
                     #sqa 7e,tx sqavect ;init state vector for next state
              retd
35
              splk #dtx_stos,txvect ; SQA transmitter (originating side)
40
              Receive SP1 sequence
              Sequence consists of ff,81,81,d1,e1,f1,g1,h1
              ff,81's are to sync up to (distinguishing from SQA pattern
              d1-h1: MSB is 0, lsb is 1, 6 bits of information
              d1: version information: 000000
45
              e1: reserved for future use: 000000
              f1: rbs position: 1 = rbs on this bit, 0 = no rbs on this bit
              g1: restricted/unrestricted: 00vwxy
                      v = 1 1 bit insrt 0, no ins (if 1 side selects, both must use)
                      w = 1 scrambler 0, no scram (if 1 side selects, both must use)
                      x = 1 restricted, 0, unrestr
 50
```

```
y = 1, 64Kbps speed selected, 0 = not 64Kbps speed selected
            h1: speed bits: mnopqr
               m: 1 = 62.6Kbps selected, 0 = not selected
               n: 1 = 61.3Kbps selected, 0 = not selected
               o: 1 = 60.0Kbps selected, 0 = not selected
5
               p: 1 = 58.6Kbps selected, 0 = not selected
               q: 1 = 57.3Kbps selected, 0 = not selected
               r: 1 = 56.0Kbps selected, 0 = not selected
10
15
             Receive 81,81
20
      rx_sp1
                     rx_81_i
             call
      rx 81
                                    ; acc = rx samp
             lacc
                                    ; or on 1 bit (in case 1sb destroyed by RBS)
                     #1
25
             OT
                                    ; is rx samp = 81?
                     #81h
             sub
                                    ; b if equal
             bcnd
                     yes_81,eq
                                    ; reset pattern detector
30
      rx_81_i
                     #0ffffh,rx_crc; initialize crc (digital ISDN only)
              splk
                     #rx_81,rxvect64; look for 81 patt
              splk
              retd
                     #2,cnt_7e_64; init #81's in a row to validate speed
              splk
35
      yes_81
                                     ; acc = cnt 7e_64 = 81 counter
                     cnt_7e 64
              lacc
                                     ; decrement 81 counter
                     #1
              sub
                                     ; save cnt_7e_64
                     cnt_7e_64
              sacl
                                     ; return if counter > 0
              retc
 40
                      gt
              retd
                      #rx_ver,rxvect64; look for version byte
              splk
 45
               Receive version byte
 50
       rx ver
```

```
WO 98/39866
                                                                                 PCT/US98/04271
            lacc
                                  ; acc = rx samp = rbs byte
                                  ; save for y12 screen
             saci
                    tempx
                    tempx,#rxinfo0 buf
            bldd
             call
                    do rx crc
                                   ; calculate rx crc
5
             retd
             splk
                    #rx xx,rxvect64; receive reserved byte
10
             Receive reserved byte
     rx_xx
                                   ; acc = rx samp = rbs byte
             lacc
15
                                   ; save for y12 screen
             sacl
                    tempx
                    tempx,#rxinfo0_buf+1
             bldd
             call
                     do_rx_crc
                                   ; calculate rx crc
20
             retd
                    #rx rbs,rxvect64; receive rbs byte
              splk
25
             Receive RBS byte
      rx_rbs
                                   ; acc = rx samp = rbs byte
             lacc
30
                                   ; save for y12 screen
             sacl
                     tempx
                     tempx,#rxinfo0_buf+2
             bldd
                                   ; calculate rx crc
             call
                     do rx crc
                                    ; force to 6 bits
              and
                     #7eh
                                    ; shift right 1
35
              bsar
                     1
              sacl
                     rbs_map_rx
              retd
              splk #rx_rst,rxvect64; receive restricted data info byte
40
              Receive restricted info byte
 45
      rx_rst
                                    ; acc = rx samp = rbs byte
              lacc
                                    ; save for y12 screen
              sacl
                      tempx
                     tempx,#rxinfo0 buf+3
              bldd
                      do_rx_crc
                                    ; calculate rx crc
 50
              call
```

```
; turn on scrambler if remote side requests it
                                    : is scrambler bit on in restricted byte?
                     *,frscr
             bit
                                    ; acc = rx samp = restricted info byte
                     *.4
             lacc
                     2,ntc
5
             ХC
                    #astosscr,isdnflg; force scrambler bit off if remote is off
             apl
                                    ; mask off all but restricted bit
                     #40h
             and
                     rbs map rx
             OL
                     rbs map rx
10
             sacl
                     *.5
                                    ; acc = rx samp
             lacc
                                    ; mask off all but 64K speed bit
             and
                     #40h
                     #0ffbfh
             or
                                    ; received rate from remote side
             sacl
                     rx rate rx
15
             retd
                     #rx spd,rxvect64; receive restricted data info byte
              splk
20
             Receive speed info byte
25
      rx spd
                                     ; acc = rx samp = speed byte
              lacc
                                    ; save for y12 screen
              saci
                     tempx
                     tempx,#rxinfo0_buf+4
              bldd
                                     ; calculate rx crc
                     do_rx_crc
              call
                                     ; mask off all but speed bits
                     #7eh
              and
30
                                     ; shift right to align with rx_rate
                     1
              bsar
                     #0ffc0h
              or
                     rx rate_rx
              and
                                     ; build received rate from remote side
                     rx_rate_rx
              sacl
35
                      #4,cnt_7e_64; receive 4 bytes w/CRC in it
              splk
                                     ; init received crc
                      #0,rx_crcr
              splk
              retd
               splk #rx_crcb,rxvect64; receive restricted data info byte
 40
               Receive 4 crc bytes (000xxxx1) xxxx = 4 bits of crc in each byte
 45
       rx_crcb
                                      ; combine with previous CRC nibbles
                       rx crcr,16
               lacc
               sacb
 50
```

```
zap
             ror
                                    ; force carry bit to 0
             lacc
             and
                    #1eh
                                    ; mask to 4 CRC bits
 5
             ror
                                    ; crc = 4 lsb's
                                    ; crc = 3 lsb's and carry bit
             TOT
             orb
                    #3
             rpt
                                    ; rotate right 4 times
             ror
10
             sach
                    rx crcr
                                    ; save updated received CRC
             lacc
                    cnt 7e 64
                                    ; acc = cnt_7e_64 = counter
             sub
                    #1
                                    ; decrement counter
             sacl.
                    cnt 7e 64
                                    ; save cnt 7e 64
15
             retc
                                    ; return if counter > 0
                     gt
                                    ; received entire crc
             laci
                    rx_crcr
             and
                    #0ffh
             call
                    do_rx_crc
                                    ; calculate rx crc (low byte)
20
             lacl
                    rx crcr
             bsar
                    8
             and
                     #0ffh
             call
                    do_rx_crc
                                    ; calculate rx crc (high byte)
25 .
             cpl
                     #0f0b8h,rx crc
                                           ; is CRC OK? (should be f0b8)
             splk
                     #rx_sp1,rxvect64 ; addr for BAD CRC (start SP1 over)
             retc
                    ntc
                                    ; BAD CRC, start over
30
             laci
                     rbs map
             or
                     rbs_map_rx
             sacl
                    rbs_map
                                           ; or local and remote rbs map's together
35
             lacl
                     rx_rate
             and
                     rx rate rx
                                    ; and remote and local rate masks together
             sacl
                     rx_rate
                     isdnflg,forig ; originating?
             bit
40
             splk
                     #tx_e,tx_sqavect; E transmitter (answering side)
             splk
                     #rx_e,rxvect64 ; receive E sequence (ans/orig)
             retc
                     ntc
             retd
45
              splk
                     #tx_spla,tx_sqavect;; SP1 transmitter (originating side)
      do_rx_crc
50
             calc crc_byte rx crc ; calculate crc and store in rx crc
```

lacb

```
ret
5
             Receive E (81,81,81,81)
10
     rx_e
             call
                    rx 81 ie
     rx_81e
             lacc
                                   ; acc = rx samp
                                   ; or on 1 bit (in case lsb destroyed by RBS)
15
                    #1
             OT
             sub
                    #81h
                                   ; is rx samp = 81?
             bcnd
                    yes_81e,eq
                                   ; b if equal
                                   ; reset pattern detector
     rx 81 ie
20
             splk
                    #rx_81e,rxvect64; look for 81 patt
             retd
             splk
                    #4,cnt_7e_64; init #81's in a row to validate speed
25
     yes 81e
             lacc
                    cnt_7e_64
                                   ; acc = cnt_7e_64 = 81 counter
             sub
                                   ; decrement 81 counter
             saci
                    cnt 7e 64
                                   ; save cnt 7e 64
                                   ; return if counter > 0
             retc
                    gt
30
                                   ; E sequence received
                                   ; connect and prepare for scrambled data
35
             bit
                    isdnflg,forig ; originating?
             bcnd
                    rx_e_orig,tc
                                   ; b if originating
             lacc
                    rxvect bak
                                   ; (answering side) tx already sending scr data
             sacl
                    rxvect
                                   ; restore receiver to receive scr data
40
             ret
     rx_e_orig
                                    ; originator: transmit E, receive scr data
             bit
                    rx_rate,fs64
                                   ; is 64kbps possible?
                    connect 64,tc; b if yes
45
             CC
             bit
                     rx rate,fs64
                                   ; is 64kbps possible?
                    no_chk56,tc ; yes, don't check other speeds
             bend
50
             bit
                    rx rate,fs56; is 56kbps possible?
```

```
connect_56,tc; b if yes
            СС
     no chk56
             lacc
                    txvect
                                   ; save txvect to restore later
             sacl
                    txvect bak
5
                    #dtx_stos,txvect; SQA transmitter (originating side)
             splk
                                    ; transmit E, receive scrambled data
             retd
                    #tx_e,tx_sqavect; E transmitter (originating side)
              splk
10
             Look for 7 7e's (or 7f's)
15
      rx_7e_init
              call
                     rx_7e_i
      rx 7e
                     incr_rbs
                                     ; increment rbs position
              call
20
      rx_7e_00
              lacc
                     #0400h
              sacb
                                            ; check on saving data to il1
                     chk_ill
              call
25
                                     ; acc = rx samp
              lacc
                                     ; is rx samp = 7e?
              sub
                      #7eh
                                     ; b if equal
              bend
                      yes_7e,eq
 30
                                     ; acc = rx samp (eliminate lsb)
              lacc
                                     ; is rx samp = 7f?
               sub
                      #7fh
                                      ; b if equal
               bcnd
                      yes_7f,eq
                                      ; reset pattern detector
       rx_7e_i
 35
                      #rx_7e,rxvect64 ; look for 7e/7f patt
               splk
                      #thresh_7ea,cnt_7e_64; init # 7e's in a row to validate speed
               splk
                      #0,rbs_map ; init rbs_map to 0 (no RBS)
               splk
                      #4,rx_cnt_rbs; init rbs position cntr to 5
               splk
  40
               ret
        yes_7f
                                      ; rbs detected, turn bit on in rbs_map
                call
                       set rbs
  45
        yes_7e
                                       ; acc = cnt_7e_64 = cnt_7e (7e counter)
                       cnt_7e_64
                lacc
                                       ; decrement 7e counter
                       #1
                sub
                                       ; save cnt_7e_64
                       cnt 7e 64
                sacl
   50
```

```
; return if counter > 0
            retc
                    #rx_00,rxvect64; look for 00 patt
            splk
                    #7,cnt 7e 64; find 7 0's in a row
             splk
5
             ret
             Look for 7 00's (or 01's if RBS) (or 02's if restricted data type)
10
      **
      rx_00
                                    ; increment rbs position
              call-
                     incr rbs
15
                                    : acc = rx samp
              lacc
                     yes_00,eq
                                    ; b if equal
              bend
                                     ; is rx samp = 1?
              sub
                     #1h
                                     ; b if equal
                     yes_01,eq
              bend
20
                      #40h,rbs_map; or msb of lower byte on => 0 to 2 conversion
              opl
                                     ; is rx samp = 2?
                      #1h
              sub
                                     ; b if equal
                      yes_00,eq
              bcnd
25
                                     : is rx samp = 3?
                      #lh
              sub
                                     ; b if equal
                      yes_01,eq
              bcnd
                      #1,cnt_7e_64; init # 7e's in a row to validate speed
              splk
 30
                                     ; see if still receiving 7e's
                      rx 7e 00
               bd
                                             ; and msb of lower byte off => no 0 to 2 conv
                      #Offbfh,rbs_map
               apl
                                      ; acc = rx samp
               lacc
                                      ; is rx samp = 7e?
                       #7eh
               sub
 35
                                      ; b if equal
                      yes_7e,eq
               bcnd
                                      ; acc = rx samp (eliminate lsb)
               lacc
                                      ; is rx samp = 7f?
               sub
                       #7fh
                                      ; b if equal
                       yes_7f,eq
               bend
  40
                                      ; received 7 7e's and then received something
                       reset ill
               call
                                       ; that is \sim 7e/7f and \sim 00/01. Save it.
                                       : save info for Il1
                       *,ar2
                lacc
                and
                        #0ffh
  45
                        #0300h
                or
                        save_ill
                call
                                      ; save 18 bytes of data after <>7e/00 byte
                splk
                        #18,ill cnt
                                               ; reset to look for 7e/7f
                        rx_7e_i
   50
```

```
yes_01
             call
                                   ; rbs detected, turn bit on in rbs_map
                    set_rbs
5
     yes_00
                                    ; acc = cnt_7e_64 = cnt_7e (00 counter)
             lacc
                     cnt 7e 64
                                    ; first 00 detected?
                     #7
             sub
                                   ; b if yes
                     reset_ill,eq
10
             СС
                                    ; save info for Il1
                     *,ar2
             lacc
             and
                     #0ffh
                     #0100h
             OT
                     save_il1
             call
15
                                    ; acc = cnt_7e_64 = cnt_7e(00 counter)
                     cnt_7e_64
             lacc
                                    ; decrement 00 counter
             sub
                     #1
                                    ; save cnt_7e_64
                     cnt_7e_64
             sacl
                                    ; return if counter > 0
20
              retc
                     gt
                     #12,i11 cnt; save 12 bytes of data after 00's
              splk
                     #rx_sqau,rxvect64 ; next state of receiver (cnt up)
              splk
                                            ; init up cntr to 0 (cnts up to 127)
                     #0,rx cnt sqau
              splk
                     #255,rx_cnt_sqad; init down cntr to 255 (cnts down to 128)
              splk
25
              ret
      save ill
                      ar2,#stos ill
              lar
30
                      ar2,*
              lar
                                     ; save receive data into vfc_probe_results
                      *+,ar1
              saci
                      ar2,tempx
              sar
                      tempx,#stos_i11
              bldd
              ret
 35
                                     ; initialize stos_ill ptr
       reset_i11
               mar
                      *,ar2
 40
                      ar2,#stos_il1
               lar
                      #vfc_probe_results,*
               splk
                       ar2,#vfc probe results
               lar
 45
               rptz
                       #24
                       *+
                saci
                       *,arl
               mar
                                      ; report rdata_on to SV
  50
               lacl
                       #stos_stats
```

b queue status

```
5
            3 second timeout for stos mode elapsed => fall back to v.34
10
     stos_failed
            call
                    set amfe
                    arl, #arcflg
            lar
                                   ; turn off PCM code
                    #aarc,*
            apl
15
            ldp
                    #6
          splk #queue_unpacked,rxd_vect; use unpacked data mode as default
             ldp
20
                    #adigisdn,sysflg2; Turn off digital ISDN bit (V120, ppp,...)
             apl
             b
                    init retrain v34
25
             .endif
                                   ; send isdn connect messages to supv
30
      connect_isdn
                                   ; and unclamp data
                                   ; input: sysflg has accurate speed bit
                                   ; dp = 7 or isdn_dp2
                     *,ar1
             mar
                                   ; save arl for tx_e (PCM code)
                     arl,tempy
35
             sar
             lar
                     arl,#sysflg2
             bit
                     *,f_usr_mode
                     not stos,ntc
             bcnd
 40
                     #connect arc|8000h; report connect
              lacc
                     queue_status ;
              call
                     isdnflg,f56k; 1 = 56K, 0 = 64K
              bit
 45
                                            ; 64K connect
                     #1010h
              lacc
                                    ; Connect stos 56K?
                     2,tc
              хc
                                    ; 56K connect
                     #0e0eh
              lacc
                     queue_status ; report speed to supervisor
              call
 50
```

```
b
                    connect com
     not stos
5
                    #connect_digital|8000h; report digital connection to supv
             lacc
             call
                    queue_status ;
                    isdnflg
                                    ; acc = isdnflag (contains speed bit
             lacc
                    #056k
                                    ; mask off all bits except speed bit
10
             and
                    #056k
                                    ; toggle bit
             xor
             call
                    queue_status ; report speed to supervisor
     connect com
15
                                   ; report rdata_on to SV
             laci
                    #rx_data_on
             call
                    queue status
             lacl
                     #tx data on
                                    ; report tdata on to SV
             call
                     queue status
20
             lacl
                     #carrier_present
             call
                     queue status ; report carrier present to supervisor
                                    ; Point AR1 to the flag
25
             lar
                     arl, #sysflg
                     #otxd|orxd,*
                                    ; and unclamp both Rx and Tx data...
             opi
             lar
                     arl,tempy
                                    ; restore ar1 for tx e (PCM code)
                     txvect, #txvect; txvect(dp7) = txvect(dp7 or isdn_dp2)
             bldd
             bldd
                     rxvect,#rxvect; rxvect(dp7) = rxvect(dp7 or isdn dp2)
30
             ldp
                     #7
                                    ; force dp = 7 on return to main loop
                                    ; dp = 7, ar(arp) = ar1
              ret
      init_speed
                                    ; initialize data parms for particular speed
35
                                    ; dp = 7 (Ch 1/2) or isdn_dp2 (Ch 2)
                     #5
                                     ; prepare for var init
              lacl
                     txmark
                                     ; init SDLC marks counter
              sacl
                                            ; clear data buffer
              sach
                     txbindx
              sach
                     txdbuf
                                     : clear data buffer
 40
                     PCM code
              .if
                                     ; init scrambler to 0
              sach
                     scraml
                                     ; init scrambler to 0
                     scramh
              sach
              .endif
 45
            splk #get data,txd vect; initialize txd vect
                      #0ffh,txmask ; mask 8 bits
              splk
                      isdnflg,f56k; Is the 56K interworking bit set?
              bit
                                     ; Assume 64Kbps interworking (8bit/baud)
                      #8 .
              lacl
                                     : If yes, then set the number of TX bits
               xc
                      1.TC
                                     ; per "baud" to 7 (56Kbps)
 50
               sub
                      #1
```

```
sacl
                     txnbit
                                    ; Set appropriate bits/symbol
                     2,TC
                                    ; If 56K, then set the number of bits
             XC
             splk
                    #07fh,txmask; mask 7 bits (56kbps)
                     #7
5
             ldp
             lst
                     #0,dp 6
                                            ; set dp = 6 or isdn dp2 ar(arp) = ar1
                     rxnbit
                                    ; Set appropriate bits/symbol
             sacl
             sach
                     rxbindx
                                            : clear data buffer
                    rxdbuf
             sach
                                    ; clear data buffer
             .if
                     PCM code
10
                     descrh
                                    ; init descrambler to 0
             sach
                     descrl
                                    ; init descrambler to 0
             sach
             .endif
             sach
                     rx_in_frame ; init to out of frame, no crc, no filter flgs
             splk
                     #0ffh,rxmask; mask 8 bits (64kbps)
15
                                    ; If 56K, then set the number of bits
             хc
                     2,TC
                     #07fh,rxmask; mask 7 bits (56kbps)
              splk
                     #filter marks,rxd vect; use filter marks data mode as default
             splk
20
                     #7
             ldp
                     #0,dp_7
                                            ; set dp = 7 or isdn dp2 ar(arp) = ar1
             lst
             ret
      init autod
25
                                            ; dp = 7 (Ch 1/2) or isdn_dp2 (Ch 2)
                                            ; send auto-detect pattern for TX
             splk
                     #dtx auto,txvect
             splk
                     #drx_auto,rxvect
                                            ; send auto-detect pattern for RX
                     #start over, rxvect64; find 1st 0 in 7e patt at 64kbps
             splk
                     #start over,rxvect56; find 1st 0 in 7e patt at 56kbps
             splk
30
              splk
                     #0ffffh,cnt_1s_56
                                            ; Offffh indicates no 0's received
              lacc
                     #2000
                                            ; wait 2000 bytes before switching
                                            ; xmit rate
              saci
                     tx auto cnt
                                            ; set reset value
35
              sacl
                     tx auto thrsh
                     #32000,cnt_bytes_lo; init 32-bit timeout cntr to 4 sec.
              splk
                                                    ; init 32-bit timeout cntr to 4 sec.
                     #0,cnt_bytes_hi
              splk
40
      * Digital call initialization (common to both originate and answer modes and
                                  common to all digital data call setup paths)
45
      start digital call
                                     dp = 7 (Ch 1/2) \text{ or } isdn_dp2 (Ch 2)
                                     ; initialize xmit & rcv states & vars
              call
                      init_speed
 50
```

```
; dp = 7 (Ch 1/2) or isdn dp2 (Ch 2)
             bit
                    isdnflg_orig, fistos; PCM code server-to-server mode?
             lacc
                    isdnflg
                                   ; acc = isdn flags. is it v120 fixed rate?
 5
             and
                    #0110aut
                                   ; is it v120 fixed rate? (0 = yes)
             CC
                    connect_isdn,eq,ntc; Yes, send connect messages (rtn dp = 7)
                                   dp = ?
             ldp
                    #7
             lst
                    #0,dp_7
                                           ; set dp = 7 or isdn dp2 ar(arp) = ar1
10
             Initialize tx and rx front end pointers for ISDN
                                           ; skip analog stuff in cmdproc
             pop
             bit
                    isdnflg_orig,fch2
                                           ; Is the command for IOM Ch 2?
15
             ldp
                    #isdn dp
                                           ; set up channel based parameters
             bend
                    set_iom_chan,unc
                                           ; set correct channel for tx/rxvect1/2
             dtx_clear_orig_mb1 and dtx_clear_answ_mb1 handle xmit HDLC functions
20
             for V.120 and PPP on mailbox 1.
             This is a possible state of txvect/2
             inputs dp = 7
25
             ar(arp) = ar1
                    arl = *(8 bit sample to transmit to the link)
             outputsdp = 7
                    ar(arp) = ar1
30
      dtx clear orig mb1
      dtx_clear_answ mb1
                                           : dp = 7
35
             sar
                     ar1,tempx
                                    ; tempx = ptr to xmit sample
                   get_txd,*,arl ; get data from supv. (must not use tempx)
             call
                                    dp = 7
40
              .if
                     PCM code
             lacl
                     txdata
              and
                     txmask
                                    ; mask off extra bits (for scrambler)
           sacl txdata
                              ; save transmit data
45
              bit
                     isdnflg,fstosscr; PCM code server to server call with scrambler?
                     scram v32orig,tc; call PCM code server to server TX routine
              CC
              bit
                     isdnflg,fstoszbs; PCM code stos call w/zero byte supression
50
              CC
                     tx_zbs,tc
                                    ; call tx zero byte supression routine
```

```
laci
                    txdata
                    arl,#arcflg
             lar
 5
             bit
                    *,farc
                                   ; stos?
                    bit_reverse8,tc; Prepare "digital" sample for transmission
             CC
                    txdata
             sacl
                                   ; txdata_main/aux = reversed bits.
10
             .endif
             lar
                    arl,tempx
                                   ; arl = ptr to xmit sample
15
             retd
              lacl txdata
                                 ; acc = txdata
              sacl *
                                   ; txdata main/aux = transmit data
20
             drx_clear_orig_mb1 and drx_clear_answ_mb1 handle receive HDLC functions
             for V.120 and PPP for mailbox 1.
             This is a possible state of rxvect/2
25
             inputs dp = 7
             ar(arp) = ar1
                    arl = *(8 bit receive sample from the link)
30
             outputsdp = 7
                    ar(arp) = ar1
35
     drx_clear orig mb1
     drx_clear_answ_mb1
                                    ; dp = 7
                    #6
             ldp
                                    ; dp = 6
             lacl
                                    ; acc = receive data
40
             .if
                    PCM code
             mar
                     *,ar2
             lar
                     ar2,#arcflg
             bit
                     *,farc,arl
                                    ; stos?
                     bit reverse8,tc; Prepare "digital" sample for transmission
             CC
45
             .endif
                                    ; mask to 8 or 7 bits
             and
                     rxmask
                     rxdata
                                    ; and save for transport to SV
           sacl
50
```

```
.if
                    PCM code
                    *,ar2
             mar
             lar
                    ar2,#isdnflg
             bit
                    *,fstosscr,ar1; is it an PCM code server to server call w/scr?
5
             CC
                    descram v32answ,tc; call PCM code server to server RX routine
             bit
                    isdnflg, fstoszbs; PCM code stos call w/zero byte supression
             СС
                    rx zbs,tc
                                   ; call rx zero byte supression routine
             .endif
10
             call
                    queue rxd,*,ar1; send receive data to supv. (input dp = 6)
                                   ; output dp = 7
             ldp
             ret
15
             dtx clear orig mb2 and dtx_clear_answ_mb2 handle xmit HDLC functions
             for V.120 and PPP for mailbox 2
20
             This is a possible state of txvect/2
             inputs dp = 7
             ar(arp) = ar1
                     ar1 = *(8 bit sample to transmit to the link)
25
             outputsdp = 7
                     ar(arp) = ar1
30
      dtx clear orig mb2
      dtx_clear_answ_mb2
                                           ; dp = 7
                                    : use MB2
             ldp
                     #isdn dp2
                     arl,tempx
                                    ; tempx = ptr to xmit sample
35
             sar
             call
                    get_txd,*,arl ; get data from supv. (must not use tempx)
                                    ; dp = isdn_dp2
                     PCM code
              .if
                     txdata
40
              lacl
                                    ; mask off extra bits (for scrambler)
              and
                     txmask
           sacl
                 txdata
                              ; save transmit data
              bit
                     isdnflg,fstosscr; PCM code server to server call with scrambler?
                     scram v32orig.tc; call PCM code server to server TX routine
45
              CC
              .endif
              lar
                     arl,tempx
                                    ; arl = ptr to xmit sample
 50
              lacl
                     txdata
                                  ; acc = txdata
```

```
retd
              ldp
                                   ; return dp = 7
              sacl
                                   ; txdata main/aux = transmit data
 5
            drx_clear_orig_mb2 and drx_clear_answ_mb2 handle receive HDLC functions
             for V.120 and PPP.
10
             This is a possible state of rxvect/2
             inputs dp = 7
             ar(arp) = ar1
                    ar1 = *(8 bit receive sample from the link)
15
             outputsdp = 7
                    ar(arp) = ar1
20
     drx_clear_orig mb2
     drx_clear_answ_mb2
25
            ldp
                    #isdn dp2
                                   ; yes, use MB2
             lacl
                                   ; acc = receive data
             and
                                   ; mask to 8 or 7 bits
                    rxmask
                    rxdata '
          sacl
                                   ; and save for transport to SV
30
             .if
                    PCM code
             mar
                    *,ar2
            lar
                    ar2,#isdnflg
             bit
                    *,fstosscr,arl; is it an PCM code server to server call w/scr?
                    descram_v32answ,tc; call PCM code server to server RX routine
             CC
35
            .endif
             bldd
                    #rx crc13,tempz
                                          ; move rx_crc from isdn_dp2 to tempz
             call
                    queue_rxd_mb2,*,ar1 ;send receive data to SV(inpt dp=isdn_dp2)
             call
                    queue_rxd,*,ar1 ;send receive data to SV(inpt dp=isdn_dp2)
             ldp
                    #7
40
                                   ; output dp = 7
             ret
```

.end

We claim:

1. A method for determining characteristics of a data communication channel between first and second data communication devices comprising, in combination:

sending a relatively low power digital probe signal over said channel from said first to

said second data communication devices;

sending a second digital probe signal corresponding to an analog signal having a relatively high-frequency signal with a time-varying dc component from said first to said second data communication devices; and

detecting a received signal at said second data communication device, said received signal corresponding to said probe signals sent by said first device, and determining whether said received signal varies from a predetermined standard.

2. A method as claimed in Claim 1, wherein said relatively high frequency signal is greater than 3,300 Hertz.

15

20

- 3. A method as claimed in Claim 1, wherein said relatively high frequency signal is substantially equal to 4,000 Hertz.
- 4. A method as claimed in claim 1, wherein said relatively high frequency signal has an amplitude of approximately one-half of a maximum amplitude permitted for said channel.
 - 5. A method as claimed in claim 1, wherein said probe signal is synchronized between said first and said second data communication device.

6. A method as claimed in claim 5, wherein said probe signal includes a total number of bytes substantially equally divisible by 6.

- 7. A method as claimed in claim 1 wherein said method further comprises sending a third, substantially all-zero, probe signal.
- 8. A method as claimed in claim 1 wherein said step of determining whether said received signal varies from a predetermined standard includes determining whether robbed bit signaling has affected a probe signal.

10

- 9. A method as claimed in claim 8, wherein said step of determining whether said received signal varies from a predetermined standard further comprises at least one of: determining a number of robbed bits, and determining a location of a robbed bit.
- 15 10. A method as claimed in claim 1 wherein said step of determining whether said received signal varies from a predetermined standard includes determining whether digital ones have been inserted in a probe signal.
 - 11. A method as claimed in claim 1 wherein said step of determining whether said received signal varies from a predetermined standard includes determining whether a probe signal has passed through a digital pad.
 - 12. A method as claimed in claim 1 wherein said step of determining whether said received signal varies from a predetermined standard includes monitoring said received signal for a

digital signal corresponding to an analog signal having a relatively high-frequency signal with a time-varying dc component.

- 13. A method as claimed in claim 1, wherein said second probe signal comprises a sequenceof digital codewords.
 - A method as claimed in claim 13, wherein said sequence of digital codewords comprises
 distinct codewords.
- 15. A method as claimed in claim 14, wherein said 256 distinct codewords correspond to a series of levels associated with a 256 level quantizer.
 - 16. A method as claimed in claim 1, wherein said relatively low power digital probe signal is of sufficient length so that an average power of at least said low power digital probe signal and said second digital probe signal is less than a predetermined threshold.

1/4







FIG. 2




SUBSTITUTE SHEET (RULE 26)





THE SQA PATTERN BEGINS WITH 7+6n BYTES OF 7E, WHERE n=
290. THIS IS FOLLOWED BY 7 BYTES OF OO. THIS IS FOLLOWED BY
BYTES GENERATED BY AN INCREASING COUNTER FROM OO TO 7F
WHICH ARE INTERLEAVED WITH BYTES GENERATED BY A
DECREASING COUNTER FROM FF TO 80. THE FULL SEQUENCE, AS
DESCRIBED ABOVE IS ONE FULL PERIOD OF SQA. THIS SEQUENCE
WILL REPEAT AS LONG AS THE TRANSMITTER IS IN THE SQA STATE.




THE SPI SEQUENCE CONSISTS OF ONE BYTE OF FF, TWO BYTES OF 8I, AND 9 BYTES (d*-I*) OF INFORMATION. THE INFORMATION BYTES ALL HAVE THE MOST SIGNIFICANT BIT SET TO 0 AND THE LEAST SIGNIFICANT BIT SET TO 1, AND THE MIDDLE SIX BITS CONTAIN INFORMATION (DEFINED IN NEXT FIGURE.)

FIG. 5B

- d*: VERSION INFORMATION: 000000
- e*: RESERVED FOR FUTURE USE: 000000
- f*: ROBBED BIT SIGNALING POSITION: 1=RBS ON THIS BIT, O=NO RBS ON THIS BIT
- g*: MISCELANEOUS INFO: (BIT bO IS THE LEAST SIGNIFICANT BIT)
 - b6 = 0 (RESERVED FOR FUTURE USE)
 - b5 = 0 (RESERVED FOR FUTURE USE)
 - b4 = 1 TO USE ZERO BYTE SUPRESSION, O TO NOT USE zbs
 - b3 = 1 TO SCRAMBLE THE DATA, O NOT TO SCRAMBLE THE DATA
 - b2 = 1 IF THE CHANNEL IS "RESTRICTED," O IF THE CHANNEL IS UNRESTRICTED.
 - b1 = 1 IF 64kbps SPEED IS SELECTED, O IF 64kbps SPEED NOT SELECTED

h*: SPEED BITS:

- b6 = 1 IF 62.6Kbps SELECTED. O = NOT SELECTED
- b5 = 1 IF 61.3Kbps SELECTED. O = NOT SELECTED
- b4 = 1 IF 60.0 Kbps SELECTED. 0 = NOT SELECTED
- b3 = 1 IF 58.6Kbps SELECTED. O = NOT SELECTED
- b2 = 1 IF 57.3Kbps SELECTED. 0 = NOT SELECTED
- b1 = 1 IF 56.0Kbps SELECTED. 0 = NOT SELECTED
- i*: CRC 4 BITS: OOOCRCal (FIRST 4 BITS)
- i*: CRC 4 BITS: OOOCRCb1 (SECOND 4 BITS)
- k*: CRC 4 BITS: OOOCRCC1 (THIRD 4 BITS)
- I*: CRC 4 BITS: OOOCRCd1 (FOURTH 4 BITS)



SUBSTITUTE SHEET (RULE 26)

INTERNATIONAL SEARCH REPORT

Inte onal Application No PCT/US 98/04271

A. CLASSI	FICATION OF SUBJECT MATTER		
IPC 6	H04J3/14 H04J3/12 H0401	1/04	
Annadiae	a International Potent Classification (PO)	eitheatha a sa 190	
	o International Patent Classification(IPC) or to both national class SEARCHED	Sincauen and IPC	
	ocumentation searched (classification system followed by classifi	cation symbols)	
IPC 6	H04J H04Q H04M H04L	,	
Documenta	tion searched other than minimum documentation to the extent th	nat such documents are included in the fields se	arched
l			
Electronic d	data base consulted during the international search (name of data	a base and, where practical, search terms used)
	- , , , , , , , , , , , , , , , , , , ,		
C. DOCUM	ENTS CONSIDERED TO BE RELEVANT		
Category °	Citation of document, with indication, where appropriate, of the	e relevant passages	Relevant to claim No.
			
l _A	US 5 398 234 A (O'CONNELL ANNE	FT AL) 14	1,8-10
<i>"</i>	March 1995	CI NE/ IT	1,0-10
	see abstract		
	see column 1, line 19 - column	2, line 2	
	see column 3, line 10 - line 2	8	
,		-/	
		,	
<u> </u>			L
X Furt	her documents are listed in the continuation of box C.	X Patent family members are listed	in annex.
° Special ca	ategories of cited documents :		
	ent defining the general state of the art which is not	"T" later document published after the inte or priority date and not in conflict with	the application but
considered to be of particular relevance		cited to understand the principle or the invention	neory underlying the
"E" earlier document but published on or after the international filing date		"X" document of particular relevance; the cannot be considered novel or canno	
"L" docume which	ent which may throw doubts on priority claim(s) or it is cited to establish the publication date of another	involve an inventive step when the d	ocument is taken alone
citatio	n or other special reason (as specified) ent referring to an oral disclosure, use, exhibition or	"Y" document of particular relevance; the cannot be considered to involve an in document is combined with one or m	rventive step when the
other	means	ments, such combination being obvid in the art.	
	ent published prior to the international filling date but han the priority date claimed	"&" document member of the same paten	t family ·
Date of the	actual completion of theinternational search	Date of mailing of the international se	arch report
1	.8 June 1998	25/06/1998	
Name and	mailing address of the ISA	Authorized officer	
	European Patent Office, P.B. 5818 Patentiaan 2 NL - 2280 HV Rijswijk		
	Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3018	Koukourlis, S	

INTERNATIONAL SEARCH REPORT

Inte. onal Application No PCT/US 98/04271

	ation) DOCUMENTS CONSIDERED TO BE RELEVANT	
ategory *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
A	INGLE J F: "HOW TO DETECT FRAME SLIPS IN VOICEBAND PCM CHANNELS" DATA COMMUNICATIONS, vol. 17, no. 11, October 1988, NEW YORK, US, page 205/206, 209/210, 217/218, 221/222 XP000032541 see page 205, left-hand column, paragraph 3 see page 209, left-hand column, paragraph 3 - right-hand column, paragraph 5 - page 218, right-hand column, paragraph 5 - page 221, right-hand column, paragraph 4	1-3,5,6, 8,9,12
A	GB 1 417 627 A (HASLER AG) 10 December 1975 see page 1, right-hand column, line 50 - line 68 see page 2, left-hand column, line 36 - right-hand column, line 111 see claim 1	1,12-15
A .	US 4 730 302 A (FUERLINGER FRANZ ET AL) 8 March 1988 see abstract see column 4, line 55 - line 68	1,10
A	US 4 161 627 A (AMANN BERTRAM) 17 July 1979 see abstract see column 1, line 35 - column 2, line 34	1-3,7, 12-15
A	DE 43 43 982 C (SIEMENS AG) 17 August 1995 see abstract	1
		-

INTERNATIONAL SEARCH REPORT

Information on patent family members

Inte Ional Application No PCT/US 98/04271

Patent document cited in search report	rt	Publication date	Patent family member(s)	Publication date
US 5398234	Α	14-03-1995	NONE	
GB 1417627	A	10-12-1975	CH 551112 A DE 2346607 A FR 2204086 A JP 49075253 A NL 7314164 A SE 7314401 A	28-06-1974 02-05-1974 17-05-1974 19-07-1974 26-04-1974 25-04-1974
US 4730302	А	08-03-1988	NONE	
US 4161627	Α	17-07-1979	DE 2659512 B FR 2376563 A GB 1556292 A	24-05-1978 28-07-1978 21-11-1979
DE 4343982	С	17-08-1995	NONE .	

This Page Blank (uspto)